Skip to main content

Logic Design and Verification Engineer at Smart IOPS

 Hello Dear Readers, 

Currently at Smart IOPS vacancy for Logic Design and Verification Engineer role.

Smart IOPS is an advanced-stage startup founded in 2013 and headquartered in Silicon Valley. Our engineering and development offices are situated in Bengaluru and Thiruvananthapuram. We develop high-performance storage solutions for High-Performance Computing (HPC) and performance-critical Enterprise applications. We have engineered and developed very high-speed NVMe SSDs that exhibit best-in-class NVMe performance. We are involved in cutting-edge research that is demonstrated by the 30+ patents that are in various stages of approval with the USPTO. Our major engagements include marquee names such as NASA, the United States Department of Energy, etc.


We have immediate requirements for Logic Design and Verification Engineers with 2-8 years of relevant experience at our Bangalore/Trivandrum design centers. The Job description is given below.

In the role, the candidate will be responsible for the functions below, with a focus on logic design and simulations. Implementation will be in FPGA as well as in ASIC environments.

  • Performance Analysis (Area, Power, Throughput)
  • Micro-architecture design, block-level specification
  • Highly efficient logic design, Implementation in RTL
  • Develop Test Plans, Unit, and System-level simulation
  • Synthesis/Implementation & Timing closure
  • FPGA/ASIC bring-up

Competency/Skillset:

  • Micro-architecture development
  • Logic design and implementation in Verilog
  • Familiarity with multi-clock domains, power-optimized designs, and DFT 
  • Experience with Verilog, System Verilog
  • Strong background in computer architecture
  • Familiarity with the conversion of algorithms to logic
  • Good programming skills in C and scripting languages like Perl, and assembly level programming.
  • Drive for excellence, outstanding team player, strong problem solving, analytical skills, and debugging skills.
  • Excellent verbal and writing skills.
  • Good knowledge of standard EDA tools for FPGAs and ASICs.

QUALIFICATION:

  • Bachelor/Masters/Ph.D. in Electronics/Electrical/CS/VLSI and or related Engineering/Technology, with experience in the range of 2-8 years.
  • Patents and papers in relevant areas will be an advantage.

Apply Here

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

  Hello Dear Readers,   Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer.  Responsibilities: Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation Hands on contributor to IP & SOC digital design/Integration from scratch Translate Micro-Architecture specification to Implementation specification Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design Actively participate in technical challenges discussion and decision-making within IP scope. Profile: Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies. Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage. Self-driven and capable for independent work and independent decision making. Knowledge in frontend design experience on IPs involve ARM processor-based s...
4 comments
Read more

Physical Design Engineer at Wipro

  Hello Dear Readers, Currently at Wipro Bangalore vacancy for  Physical Design Engineer role. About Wipro VLSI: Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries. Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibi...
Post a Comment
Read more