Skip to main content

Logic Design and Verification Engineer at Smart IOPS

 Hello Dear Readers, 

Currently at Smart IOPS vacancy for Logic Design and Verification Engineer role.

Smart IOPS is an advanced-stage startup founded in 2013 and headquartered in Silicon Valley. Our engineering and development offices are situated in Bengaluru and Thiruvananthapuram. We develop high-performance storage solutions for High-Performance Computing (HPC) and performance-critical Enterprise applications. We have engineered and developed very high-speed NVMe SSDs that exhibit best-in-class NVMe performance. We are involved in cutting-edge research that is demonstrated by the 30+ patents that are in various stages of approval with the USPTO. Our major engagements include marquee names such as NASA, the United States Department of Energy, etc.


We have immediate requirements for Logic Design and Verification Engineers with 2-8 years of relevant experience at our Bangalore/Trivandrum design centers. The Job description is given below.

In the role, the candidate will be responsible for the functions below, with a focus on logic design and simulations. Implementation will be in FPGA as well as in ASIC environments.

  • Performance Analysis (Area, Power, Throughput)
  • Micro-architecture design, block-level specification
  • Highly efficient logic design, Implementation in RTL
  • Develop Test Plans, Unit, and System-level simulation
  • Synthesis/Implementation & Timing closure
  • FPGA/ASIC bring-up

Competency/Skillset:

  • Micro-architecture development
  • Logic design and implementation in Verilog
  • Familiarity with multi-clock domains, power-optimized designs, and DFT 
  • Experience with Verilog, System Verilog
  • Strong background in computer architecture
  • Familiarity with the conversion of algorithms to logic
  • Good programming skills in C and scripting languages like Perl, and assembly level programming.
  • Drive for excellence, outstanding team player, strong problem solving, analytical skills, and debugging skills.
  • Excellent verbal and writing skills.
  • Good knowledge of standard EDA tools for FPGAs and ASICs.

QUALIFICATION:

  • Bachelor/Masters/Ph.D. in Electronics/Electrical/CS/VLSI and or related Engineering/Technology, with experience in the range of 2-8 years.
  • Patents and papers in relevant areas will be an advantage.

Apply Here

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more