Skip to main content

Logic Design and Verification Engineer at Smart IOPS

 Hello Dear Readers, 

Currently at Smart IOPS vacancy for Logic Design and Verification Engineer role.

Smart IOPS is an advanced-stage startup founded in 2013 and headquartered in Silicon Valley. Our engineering and development offices are situated in Bengaluru and Thiruvananthapuram. We develop high-performance storage solutions for High-Performance Computing (HPC) and performance-critical Enterprise applications. We have engineered and developed very high-speed NVMe SSDs that exhibit best-in-class NVMe performance. We are involved in cutting-edge research that is demonstrated by the 30+ patents that are in various stages of approval with the USPTO. Our major engagements include marquee names such as NASA, the United States Department of Energy, etc.


We have immediate requirements for Logic Design and Verification Engineers with 2-8 years of relevant experience at our Bangalore/Trivandrum design centers. The Job description is given below.

In the role, the candidate will be responsible for the functions below, with a focus on logic design and simulations. Implementation will be in FPGA as well as in ASIC environments.

  • Performance Analysis (Area, Power, Throughput)
  • Micro-architecture design, block-level specification
  • Highly efficient logic design, Implementation in RTL
  • Develop Test Plans, Unit, and System-level simulation
  • Synthesis/Implementation & Timing closure
  • FPGA/ASIC bring-up

Competency/Skillset:

  • Micro-architecture development
  • Logic design and implementation in Verilog
  • Familiarity with multi-clock domains, power-optimized designs, and DFT 
  • Experience with Verilog, System Verilog
  • Strong background in computer architecture
  • Familiarity with the conversion of algorithms to logic
  • Good programming skills in C and scripting languages like Perl, and assembly level programming.
  • Drive for excellence, outstanding team player, strong problem solving, analytical skills, and debugging skills.
  • Excellent verbal and writing skills.
  • Good knowledge of standard EDA tools for FPGAs and ASICs.

QUALIFICATION:

  • Bachelor/Masters/Ph.D. in Electronics/Electrical/CS/VLSI and or related Engineering/Technology, with experience in the range of 2-8 years.
  • Patents and papers in relevant areas will be an advantage.

Apply Here

Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more