Skip to main content

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

 Hello Dear Readers,

Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role.

As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST program tracks: (1) Field Applications and (2) Technical Sales.
This 12-month experience aims to establish rising Field Applications Engineers (FAEs) as technical TI experts with customer engineers and internal teams. The track includes two 6-month rotations*: Rotation 1, Field Sales Office (FSO): The FSO rotation is centered on learning how to work directly with customers to solve technical challenges and to ultimately maximize TI’s revenue by providing customers with the systems-level solutions that best address their design needs. Among other aspects, the FSO rotation focuses on analyzing technical trade-offs, understanding component selection, and solving design and cost challenges. Rotation 2, Systems Engineering & Marketing (SEM): The SEM rotation provides hands-on experiences that help future FAEs understand how various TI components fit together to provide systems-level solutions for customer designs. This rotation focuses on technical product selection, schematic/layout capture, PCB layouts, fabrication processes, board bring up and validation. Upon successful completion of the Field Applications Engineer track, rotators are welcomed as FAEs on TI’s Worldwide Sales & Applications team.
 
FAE responsibilities include:
  • Using various sales tools and relationships with design engineering to identify all potential project
  • Providing customers with proactive proposals for complete, system-level solutions that maximize TI content 
  • Using broad technical expertise to influence customers’ part selection process while favorably positioning TI versus competition
Minimum Qualifications: 
  • Bachelors in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering or related field 
  • Minimum cumulative 3.0/4.0 GPA 
  • Basic understanding of schematics, layouts, and digital components 
  • Knowledge and understanding of analog circuitry (examples include: op-amps, DC/DC power, data converters, sensing, etc.)  
  • Experience with lab equipment such as oscilloscopes, along with soldering and debugging skills 
  • Demonstrated strong analytical and problem-solving skills 
  • Excellent communication and presentation skills 
  • Ability to work in teams and collaborate effectively with people in different functions 
  • Strong time management skills that enable on-time project delivery 
  • Ability to build lasting, influential relationships, both inside and outside the organization
  • Ability to work effectively in a fast-paced and ever-changing environment 
  • Ability to take the initiative and drive for results 
  • Ability to influence decisions through a sense of urgency and competitive drive

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more