Skip to main content

ASIC Design Engineer - Hardware at NVIDIA

 Hello Dear Readers,

Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role.

As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out.

What you'll be doing:

  • Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) to backend (post-layout) at both chip and block level.

  • Chip level Integration, physically partitioning and floor planning.

  • Develop custom timing scripts using tcl/primetime for clock skew analysis, special circuits such as clock dividers, core logic <-> IO macros interfaces such as PCI-E, Frame-Buffer/Memory, HDMI, etc.

  • Design optimization and timing convergence-related tasks.

  • Development of PD workflows.

What we need to see:

  • BS or MS in Electrical Engineering or Computer Science, or equivalent experience.

  • 3+ years of relevant ASIC design experience, ideally with a focus on timing.

NVIDIA is widely considered to be one of the technology world’s most desirable employers. We have some of the most brilliant and talented people on the planet working for us. If you're creative and autonomous, we want to hear from you!


Connect with me 

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

  Hello Dear Readers,   Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer.  Responsibilities: Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation Hands on contributor to IP & SOC digital design/Integration from scratch Translate Micro-Architecture specification to Implementation specification Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design Actively participate in technical challenges discussion and decision-making within IP scope. Profile: Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies. Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage. Self-driven and capable for independent work and independent decision making. Knowledge in frontend design experience on IPs involve ARM processor-based s...
4 comments
Read more

Physical Design Engineer at Wipro

  Hello Dear Readers, Currently at Wipro Bangalore vacancy for  Physical Design Engineer role. About Wipro VLSI: Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries. Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibi...
Post a Comment
Read more