Skip to main content

Logic Design Engineer Vacancy at Atlas Silicon

  Hello Dear Readers, 

Currently at Atlas Silicon vacancy for Logic Design Engineer role.

ASIC Logic Design Engineers:

The ideal candidates for this position will have:

  • Working on the next generation protocols for AI applications
  • Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create architecture and micro-architecture with detailed design documents for some of the components of the design for medium to high complexity functionality.
  • Be an individual contributor in the Design Tasks – RTL coding of design, synthesis, CDC analysis, debugging, Test development, etc.
  • May need to interact with customers to discuss/ understand customers’ specification requirements if needed.
  • The candidate will work in a project and team-oriented environment with teams.

Preferred skills for this role include:

  • Extensive experience in ASIC designing, RTL programming, Microarchitecture on major blocks, Verilog & Verification skills.
  • Solid understanding of ASIC design flow – logic design, verification, synthesis, STA, and backend.Language Proficiency - C/C++, Python, MATLAB 4. Good knowledge in at least one/two of these protocols - HBM or DDR, Ethernet, Interlaken, AMBA.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML and High-performance computing applications.
  • Across 2- 15 years of experience.

ASIC Physical Design Engineers:

  • Experience in the physical design flow, which includes RTL Synthesis, Floorplanning, Placement of cells, Clock Tree Synthesis, and Routing.
  • Solid Knowledge of Sign off checks like Static Timing Analysis, IR drop checks, Physical verification Checks, Logical Equivalence checks, and Low Power checks.
  • Scripting Languages Like Perl, TCL.
  • EDA Tool knowledge, Experience with Cadence PNR/STA tools and Calibre, and good scripting/automation skills.
  • Advanced skills in Fin FET node designs.
  • Across 2-15 Years of Experience.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML, and High-performance computing applications would be an added advantage

Verification Engineers:

The ideal candidates for this position will have:

  • Delivered with (as applicable) ASIC design verification, SystemVerilog languages (UVM, SVA), low power verification (UPF methodology), software/hardware co-verification (SystemC/C/C++).
  • Interfaced with designs/teams with embedded analog/mixed-signal design blocks.
  • Track record of being a hands-on, involved engineering team player who delivered successful silicon ASICs.
  • Been comfortable interacting with customers, cross-domain teams.
  • Enthusiasm to take ownership, contribute to realizing innovative, landmark products and company

Preferred skills for this role include:

  • Skills in ASIC / FPGA verification (directed test or System Verilog / UVM).
  • Coverage-based verification flow.
  • Working knowledge in modeling languages Verilog or VHDL
  • Good knowledge of simulation flow.
  • Good basis in scripting Python, and Perl.
  • Across 2- 10 Years of Experience.

Apply Here

Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more