Skip to main content

Logic Design Engineer Vacancy at Atlas Silicon

  Hello Dear Readers, 

Currently at Atlas Silicon vacancy for Logic Design Engineer role.

ASIC Logic Design Engineers:

The ideal candidates for this position will have:

  • Working on the next generation protocols for AI applications
  • Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create architecture and micro-architecture with detailed design documents for some of the components of the design for medium to high complexity functionality.
  • Be an individual contributor in the Design Tasks – RTL coding of design, synthesis, CDC analysis, debugging, Test development, etc.
  • May need to interact with customers to discuss/ understand customers’ specification requirements if needed.
  • The candidate will work in a project and team-oriented environment with teams.

Preferred skills for this role include:

  • Extensive experience in ASIC designing, RTL programming, Microarchitecture on major blocks, Verilog & Verification skills.
  • Solid understanding of ASIC design flow – logic design, verification, synthesis, STA, and backend.Language Proficiency - C/C++, Python, MATLAB 4. Good knowledge in at least one/two of these protocols - HBM or DDR, Ethernet, Interlaken, AMBA.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML and High-performance computing applications.
  • Across 2- 15 years of experience.

ASIC Physical Design Engineers:

  • Experience in the physical design flow, which includes RTL Synthesis, Floorplanning, Placement of cells, Clock Tree Synthesis, and Routing.
  • Solid Knowledge of Sign off checks like Static Timing Analysis, IR drop checks, Physical verification Checks, Logical Equivalence checks, and Low Power checks.
  • Scripting Languages Like Perl, TCL.
  • EDA Tool knowledge, Experience with Cadence PNR/STA tools and Calibre, and good scripting/automation skills.
  • Advanced skills in Fin FET node designs.
  • Across 2-15 Years of Experience.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML, and High-performance computing applications would be an added advantage

Verification Engineers:

The ideal candidates for this position will have:

  • Delivered with (as applicable) ASIC design verification, SystemVerilog languages (UVM, SVA), low power verification (UPF methodology), software/hardware co-verification (SystemC/C/C++).
  • Interfaced with designs/teams with embedded analog/mixed-signal design blocks.
  • Track record of being a hands-on, involved engineering team player who delivered successful silicon ASICs.
  • Been comfortable interacting with customers, cross-domain teams.
  • Enthusiasm to take ownership, contribute to realizing innovative, landmark products and company

Preferred skills for this role include:

  • Skills in ASIC / FPGA verification (directed test or System Verilog / UVM).
  • Coverage-based verification flow.
  • Working knowledge in modeling languages Verilog or VHDL
  • Good knowledge of simulation flow.
  • Good basis in scripting Python, and Perl.
  • Across 2- 10 Years of Experience.

Apply Here

Comments

Popular posts from this blog

Verification Engineer, Low Power at NVIDIA

   Hello Dear Readers, Currently at Nvidia vacancy for Verification Engineer, Low Power role. NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of low power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science. The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video g...

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...