Skip to main content

Logic Design Engineer Vacancy at Atlas Silicon

  Hello Dear Readers, 

Currently at Atlas Silicon vacancy for Logic Design Engineer role.

ASIC Logic Design Engineers:

The ideal candidates for this position will have:

  • Working on the next generation protocols for AI applications
  • Understand Standard Specifications/ the functional specifications/ feature enhancements for the product and create architecture and micro-architecture with detailed design documents for some of the components of the design for medium to high complexity functionality.
  • Be an individual contributor in the Design Tasks – RTL coding of design, synthesis, CDC analysis, debugging, Test development, etc.
  • May need to interact with customers to discuss/ understand customers’ specification requirements if needed.
  • The candidate will work in a project and team-oriented environment with teams.

Preferred skills for this role include:

  • Extensive experience in ASIC designing, RTL programming, Microarchitecture on major blocks, Verilog & Verification skills.
  • Solid understanding of ASIC design flow – logic design, verification, synthesis, STA, and backend.Language Proficiency - C/C++, Python, MATLAB 4. Good knowledge in at least one/two of these protocols - HBM or DDR, Ethernet, Interlaken, AMBA.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML and High-performance computing applications.
  • Across 2- 15 years of experience.

ASIC Physical Design Engineers:

  • Experience in the physical design flow, which includes RTL Synthesis, Floorplanning, Placement of cells, Clock Tree Synthesis, and Routing.
  • Solid Knowledge of Sign off checks like Static Timing Analysis, IR drop checks, Physical verification Checks, Logical Equivalence checks, and Low Power checks.
  • Scripting Languages Like Perl, TCL.
  • EDA Tool knowledge, Experience with Cadence PNR/STA tools and Calibre, and good scripting/automation skills.
  • Advanced skills in Fin FET node designs.
  • Across 2-15 Years of Experience.
  • Exposure to Integration of PCIe, DDR, HBM, MIPI, CPU IPs in AI/ML, and High-performance computing applications would be an added advantage

Verification Engineers:

The ideal candidates for this position will have:

  • Delivered with (as applicable) ASIC design verification, SystemVerilog languages (UVM, SVA), low power verification (UPF methodology), software/hardware co-verification (SystemC/C/C++).
  • Interfaced with designs/teams with embedded analog/mixed-signal design blocks.
  • Track record of being a hands-on, involved engineering team player who delivered successful silicon ASICs.
  • Been comfortable interacting with customers, cross-domain teams.
  • Enthusiasm to take ownership, contribute to realizing innovative, landmark products and company

Preferred skills for this role include:

  • Skills in ASIC / FPGA verification (directed test or System Verilog / UVM).
  • Coverage-based verification flow.
  • Working knowledge in modeling languages Verilog or VHDL
  • Good knowledge of simulation flow.
  • Good basis in scripting Python, and Perl.
  • Across 2- 10 Years of Experience.

Apply Here

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more