Skip to main content

Physical Design Engineer Vacancy at FrenusTech Pvt Ltd

 Hello Dear Readers, 

Currently at FrenusTech Pvt Ltd  vacancy for Physical Design Engineer role.

FrenusTech is one of the fastest-growing and stability-oriented Semiconductor design services companies in Bangalore. They have a strong client base in India, the US, Taiwan, and growing into other geographies.

They have started in April 2017 and have a team of 130+ engineers working across domains of VLSI & Embedded systems. They have been growing at 40% - 50% year on year over the last 4 years including the period of Covid-19. They currently focus on end-to-end IC Design Services for IoT, Mobile, NextGen Automobile technologies.

They provide solutions to building System On Chips involving both Digital & Analog design.

The core leadership team brings in vast expertise from various domains of VLSI design:

  • Digital Design, Verification, and Physical Design (P & R).
  • Analog & Mixed-Signal - Design, Layout, and Verification.
  • Foundation IPs- IOs, Memories, and Standard Cells.


Job Description:

Current Requirement: Sr. Physical Design Engineer

Experience: 1 to 20 years

Domain: Physical Design

Industry: Semiconductor


Technical Requirement :

  • Bachelor or Master’s degree in engineering. 
  • Should be good at at least Synthesis, STA, or PnR.
  • Should have hand on experience of at least 1 year.
  • Should have handled the Shell script, TCL. Perl/Python is an added advantage.
  • Should be good at concepts like Synthesis, Low power concepts, floorplan, Placement, and CTS. Route and Physical Verification.
  • Work in a competitive environment.
  • Must be highly focused and remain committed to obtaining closure on project goals.
  • Experience in power intent convergence, Unified Power Format (UPF), and power intent tools (e.g., CLP (Conformal Low Power), etc.).

Apply Here


Connect with me 

Comments

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...