Skip to main content

Staff Engineer - ASIC Verification Vacancy at Seagate

 Hello Dear Readers, 

Currently at Seagate vacancy for Staff Engineer - ASIC Verification role.

About our group:

Seagate VLSI Group in Pune works with other Geographical teams to develop HDD Controller chips, used in Seagate Hard Drives. This position is for VLSI Design Verification team that works with Seagate SoC and IP teams and our vendor(s) to successfully perform functional verification of Seagate’s industry leading SoCs and IP blocks. This position will be responsible for verification activities for various SoC developments and IP blocks, as well as ASIC verification environment support.

About the role - you will:

  •  Develop Test-bench / Environment / Reference model for Verification of IP, Processor Subsystems.
  •  Develop random constrained testing with System Verilog, UVM using VCS.
  • Document and Implement Verification Plans.
  • Develop reusable verification environments to be used across multiple projects.
  • Write test cases, as needed, to enhance Functional and Code coverage.
  • Work with other Seagate engineers across multiple sites for Verification activities.
  • Work with Design team members to ensure smooth delivery of IP verification suites into the integration environment.

About you:

  • Ability to interface effectively with many diverse groups and people across multiple locations.
  • Self-starter and self-motivated personality.
  • Ability to work with ASIC teams and other integration team members.
  • Capable of working with general instructions on routine work and detailed instruction on new projects.

Your experience includes:

  • Knowledge and Experience with HDL languages Verilog and/or VHDL.
  • System-Verilog verification language.
  • UVM verification methodology.
  • Good understanding of Unix/Linux Operating System.
  • Developing various components of a test bench including drivers, monitors, and scoreboards.
  • In writing directed as well as constrained random test cases.
  • Verification test bench development using System Verilog, UVM.
  • Experience with serial storage interfaces such as SATA, SAS and PCIe will be excellent Plus.
  • Knowledge of disc drive controller architecture is a strong plus.
  • Troubleshooting skills and ability to trace causes of a test case failure.
  • Development and use of assertions.
  • Use of techniques to collect code and functional coverage.
  • Scripting skills: Python, Perl and C shell.


Connect with me 

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more