Skip to main content

Staff Engineer - ASIC Verification Vacancy at Seagate

 Hello Dear Readers, 

Currently at Seagate vacancy for Staff Engineer - ASIC Verification role.

About our group:

Seagate VLSI Group in Pune works with other Geographical teams to develop HDD Controller chips, used in Seagate Hard Drives. This position is for VLSI Design Verification team that works with Seagate SoC and IP teams and our vendor(s) to successfully perform functional verification of Seagate’s industry leading SoCs and IP blocks. This position will be responsible for verification activities for various SoC developments and IP blocks, as well as ASIC verification environment support.

About the role - you will:

  •  Develop Test-bench / Environment / Reference model for Verification of IP, Processor Subsystems.
  •  Develop random constrained testing with System Verilog, UVM using VCS.
  • Document and Implement Verification Plans.
  • Develop reusable verification environments to be used across multiple projects.
  • Write test cases, as needed, to enhance Functional and Code coverage.
  • Work with other Seagate engineers across multiple sites for Verification activities.
  • Work with Design team members to ensure smooth delivery of IP verification suites into the integration environment.

About you:

  • Ability to interface effectively with many diverse groups and people across multiple locations.
  • Self-starter and self-motivated personality.
  • Ability to work with ASIC teams and other integration team members.
  • Capable of working with general instructions on routine work and detailed instruction on new projects.

Your experience includes:

  • Knowledge and Experience with HDL languages Verilog and/or VHDL.
  • System-Verilog verification language.
  • UVM verification methodology.
  • Good understanding of Unix/Linux Operating System.
  • Developing various components of a test bench including drivers, monitors, and scoreboards.
  • In writing directed as well as constrained random test cases.
  • Verification test bench development using System Verilog, UVM.
  • Experience with serial storage interfaces such as SATA, SAS and PCIe will be excellent Plus.
  • Knowledge of disc drive controller architecture is a strong plus.
  • Troubleshooting skills and ability to trace causes of a test case failure.
  • Development and use of assertions.
  • Use of techniques to collect code and functional coverage.
  • Scripting skills: Python, Perl and C shell.


Connect with me 

Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more