Skip to main content

Staff Engineer - ASIC Verification Vacancy at Seagate

 Hello Dear Readers, 

Currently at Seagate vacancy for Staff Engineer - ASIC Verification role.

About our group:

Seagate VLSI Group in Pune works with other Geographical teams to develop HDD Controller chips, used in Seagate Hard Drives. This position is for VLSI Design Verification team that works with Seagate SoC and IP teams and our vendor(s) to successfully perform functional verification of Seagate’s industry leading SoCs and IP blocks. This position will be responsible for verification activities for various SoC developments and IP blocks, as well as ASIC verification environment support.

About the role - you will:

  •  Develop Test-bench / Environment / Reference model for Verification of IP, Processor Subsystems.
  •  Develop random constrained testing with System Verilog, UVM using VCS.
  • Document and Implement Verification Plans.
  • Develop reusable verification environments to be used across multiple projects.
  • Write test cases, as needed, to enhance Functional and Code coverage.
  • Work with other Seagate engineers across multiple sites for Verification activities.
  • Work with Design team members to ensure smooth delivery of IP verification suites into the integration environment.

About you:

  • Ability to interface effectively with many diverse groups and people across multiple locations.
  • Self-starter and self-motivated personality.
  • Ability to work with ASIC teams and other integration team members.
  • Capable of working with general instructions on routine work and detailed instruction on new projects.

Your experience includes:

  • Knowledge and Experience with HDL languages Verilog and/or VHDL.
  • System-Verilog verification language.
  • UVM verification methodology.
  • Good understanding of Unix/Linux Operating System.
  • Developing various components of a test bench including drivers, monitors, and scoreboards.
  • In writing directed as well as constrained random test cases.
  • Verification test bench development using System Verilog, UVM.
  • Experience with serial storage interfaces such as SATA, SAS and PCIe will be excellent Plus.
  • Knowledge of disc drive controller architecture is a strong plus.
  • Troubleshooting skills and ability to trace causes of a test case failure.
  • Development and use of assertions.
  • Use of techniques to collect code and functional coverage.
  • Scripting skills: Python, Perl and C shell.


Connect with me 

Comments

Post a Comment

Popular posts from this blog

Verification Engineer, Low Power at NVIDIA

   Hello Dear Readers, Currently at Nvidia vacancy for Verification Engineer, Low Power role. NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of low power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science. The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video g...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more