Skip to main content

Physical Design Engineer at Business Fundamental Consulting

 Hello Dear Readers, 

Currently at Business Fundamental Consulting vacancy for Physical Design Engineer role.

BE/MTech/MS with 4+ years from reputed universities with First class and experience as below.

  • Required soft skills Customer orientation, English language proficiency, Good collaboration, and interpersonal skills. Good analytical and problem-solving skills along with strong ownership, commitment and time management.
  • Floor planning/Power planning and Place and Route at block level and chip level.
  • Expert user of Synopsys ICC2 (or Cadence Innovus) Floor-planning, Place & Route and Clock Tree Synthesis.
  • Experience in Timing closure, Primetime or Tempus.
  • In-depth knowledge of CTS and customized clock implementations.
  • Knowledge of SI prevention and fixing techniques.
  • Participated in timingecos and timing closure related PD activities.
  • Proficiency in pre-silicon and post-silicon ECO implementation.
  • Knowledge of DCT and interacted with tools like PT/ physical guidance.
  • Experience in STA/ Synthesis and Formality tools (Desired).
  • Execute physical verification checks (LVS, DRC, ANT, DFM, etc).
  • Familiarity with tape out process for various fabs (10nm & below).
  • Knowledge of power analysis tools like Redhawk preferred. Preferably analyzed or debugged EM, and IR issues in full chip multi-corner analysis.
  • Interact with the CAD team to ensure coordination on layout related tools/libraries/scripts for timely release.
  • Interface with other design engineers , provide feedback and implement enhancements as part of design methodology.
  • improvements to improve product cycle times.
  • Experience in Microcontrollers or similar IC designs on 90nm/40nm process nodes (Desired).
  • Strong verbal and written communication skills with global teams.
  • Good knowledge in ICV/Calibre.
  • Good exposure to scripting with TCL, PERL, or Python

Connect with me 



Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more