Skip to main content

Product Engineer I Vacancy at Cadence

 Hello Dear Readers, 

Currently at Cadence vacancy for Product Engineer I role.

Position Responsibilities:

  • Support Cadence products in the Digital and Signoff team.
  • Track and debug customer issues and work with R&D and release team on issue resolution.
  • Run design benchmarks and develop flows and solutions.

Position Requirements:

  • MS in EE Strong understanding of VLSI physical design and timing analysis; familiarity with digital implementation challenges including clock tree synthesis, routing optimization and silicon signoff.
  • Experience with industry standard EDA tools in Synthesis, Physical design and Signoff at 16nm and below nodes.
  • Exposure to, and solid understanding of, hierarchical design methodologies and low power design
  • Energetic team player with a passion for problem solving
  • Strong analysis skills with a track record to prove it
  • Strong communication skills (verbal and written)
  • Automation skills using Perl, Tcl and shell scripting

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

  Hello Dear Readers,   Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer.  Responsibilities: Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation Hands on contributor to IP & SOC digital design/Integration from scratch Translate Micro-Architecture specification to Implementation specification Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design Actively participate in technical challenges discussion and decision-making within IP scope. Profile: Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies. Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage. Self-driven and capable for independent work and independent decision making. Knowledge in frontend design experience on IPs involve ARM processor-based s...
4 comments
Read more

Physical Design Engineer at Wipro

  Hello Dear Readers, Currently at Wipro Bangalore vacancy for  Physical Design Engineer role. About Wipro VLSI: Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries. Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibi...
Post a Comment
Read more