Physical Design Engineer at Wipro

Hello Dear Readers,

Currently at Wipro Bangalore vacancy for Physical Design Engineer role.

About Wipro VLSI:

Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries.

Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibility for ‘first time right design). Our service has more than 150 tape-outs to its credit in the last 5 years; the Wipro VLSI team is 3000+ strong technology professionals.

Job Title: Physical Engineer / Lead / Architect

Experience: 3 to 15 years

Qualification: BE/ B. Tech

Location: Bangalore, Hyderabad, Cochin, Ahmadabad & Chennai

Job Description

In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floorplanning, Placement, CTS, Routing, STA, Power Integrity Analysis, and Physical Verification.
Should have experience in Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
Should have experience in programming in Tcl/Tk/Perl.
Must have hands-on experience on Synopsys/Cadence tools. (Innovus, ICC2, Primetime, PT-PX, Calibre).
Well versed with timing constraints, STA and timing closure.
Inspirational leadership style, good communication skills, and ability to work in a global environment

Apply Here

Connect with me

1.Linkedln

2.Instagram

3.Facebook

Comments

Physical Design Engineer- ICE at Intel

Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...

ASIC Design Engineer - Hardware at NVIDIA

Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...

JRF and PhD Position: at BITS Pilani Hyderabad

Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA. 𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬: M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or M.Sc . Electronics with at least 60% marks and GATE/NET qualification. Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory. Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage. 𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...

Platform for Job Searching

Search This Blog