Skip to main content

Physical Design Engineer at Wipro

 Hello Dear Readers,

Currently at Wipro Bangalore vacancy for Physical Design Engineer role.

About Wipro VLSI:

Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries.

Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibility for ‘first time right design). Our service has more than 150 tape-outs to its credit in the last 5 years; the Wipro VLSI team is 3000+ strong technology professionals.


Job Title: Physical Engineer / Lead / Architect

Experience: 3 to 15 years

Qualification: BE/ B. Tech

Location: Bangalore, Hyderabad, Cochin, Ahmadabad & Chennai


Job Description

  • In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floorplanning, Placement, CTS, Routing, STA, Power Integrity Analysis, and Physical Verification.
  • Should have experience in Physical Design Methodologies and sub-micron technology of 28nm and lower technology nodes.
  • Should have experience in programming in Tcl/Tk/Perl.
  • Must have hands-on experience on Synopsys/Cadence tools. (Innovus, ICC2, Primetime, PT-PX, Calibre).
  • Well versed with timing constraints, STA and timing closure.
  • Inspirational leadership style, good communication skills, and ability to work in a global environment 

Connect with me 






Comments

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...