Skip to main content

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

 Hello Dear Readers, 

Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer. 

Responsibilities:

Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation


Hands on contributor to IP & SOC digital design/Integration from scratch

Translate Micro-Architecture specification to Implementation specification

Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design

Actively participate in technical challenges discussion and decision-making within IP scope.


Profile:

  • Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies.
  • Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage.
  • Self-driven and capable for independent work and independent decision making.
  • Knowledge in frontend design experience on IPs involve ARM processor-based sub-system, Serial Standard interfaces, and Memory controllers.
  • Exposure to Low-power design, System Security considered as added advantage.
  • Hands on front-end design of complex multi clock domain blocks.
  • Fluency in design & verification languages such as VHDL, Verilog, C and System Verilog.
  • Experience in Spyglass for lint and CDC checks.
  • Experience in using Cadence RC for synthesis and LEC flow.
  • Experience in identifying and implementing complex ECO in the netlist.
  • Working knowledge of csh/Perl scripting.
  • Knowledge of Verification Methodologies to actively participate in Debug Analysis.
                                 Apply Here

Connect with me 


Comments

  1. AnonymousApril 7, 2022 at 10:00 PM

    Good morning sir, it's going through your referrals?

    ReplyDelete
  2. AnonymousApril 8, 2022 at 2:40 PM

    Applied

    ReplyDelete
  3. AnonymousApril 10, 2022 at 11:18 AM

    Applied everywhere but not reply from single why why why?

    ReplyDelete

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more