Skip to main content

Intern-WFO at Cadence Design System

 Hello Dear Readers,

Currently at Cadence Bangalore vacancy for Intern-WFO role.

ES Intern Position Description Custom IC/Analog Mixed Signal /RF Design:

  •  Cadence Customer Education development and delivery of Custom IC design flow.
  • Create lecture material and lab exercises for customer training using Cadence analog/mixed-signal/ Spectre RF software.
  • Some experience in designing and analyzing analog and RF circuits.
  • Knowledge of Spectre RF analysis options. Knowledge of time and harmonic analysis of RF circuits will be a plus.
  • Create, design, debug, and improve the state of the art hands-on exercises to demonstrate the power and intricacies of the software.
  • Provide detailed feedback on issues related to the courses.

Position Requirements:

  • Engineering candidate with Educational background in VLSI design (B.Tech/M.Tech).
  • Experience with Cadence Virtuoso tools like Schematic Editor, ADE, AMS Designer, and Spectre or Spice-based simulators.
  • Experience with Behavioral Modeling using VerilogA/VerilogAMS.
  • Working knowledge of SystemVerilog and VHDL-AMS knowledge is a plus.
  • Knowledge in scripting is also a plus.
  • Able to work independently with the capacity to interface and work with cross-functional teams.
  • Comfortable with the Linux environment.
  • Creative and conversant with MS PowerPoint and Word.
  • Capable of creating videos for circuit design tasks.
  • Excellent communication skills


Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more