Skip to main content

Verification Engineer, Low Power at NVIDIA

  Hello Dear Readers,

Currently at Nvidia vacancy for Verification Engineer, Low Power role.

NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of low power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science.

The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as “the AI computing company.”

What you’ll be doing:

  • Work on structural and functional verification of low-power aspects of NVIDIA’s family of chips.

  • Come up with test plans and coverage plans of these features.

  • Write test cases, test bench components like assertions and coverage points, and own verification convergence.

  • Collaborate with system level and unit level teams to cover the features well from functional, electrical, performance, and noise aspects.

  • Work with architects, designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.

  • Validate the effectiveness of the low power features on silicon.

What we need to see:

  • BS/MS or equivalent experience with specialization related to Low Power techniques and Verification.

  • 2+ years of experience.

  • Fundamental understanding of power basics including transistor-level leakage/dynamic characteristics of VLSI circuits.

  • Knowledge of power intent formats - UPF/CPF.

  • Experience in Static Power check - tools like VCLP/MVRC or similar.

  • Hands-on knowledge in Power-aware dynamic verification - NLP/MVSIM or similar tools.

  • Experience in design and verification tools (VCS or equivalent simulation tools, Verdi or other debug tools).

  • Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS).

Ways to stand out from the crowd:

  • Good software programming skills. Python/Perl/C++ preferred.

  • Confident debugging and problem-solving skills.

  • Good communication skills and ability & desire to work as a great teammate.


 

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

  Hello Dear Readers,   Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer.  Responsibilities: Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation Hands on contributor to IP & SOC digital design/Integration from scratch Translate Micro-Architecture specification to Implementation specification Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design Actively participate in technical challenges discussion and decision-making within IP scope. Profile: Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies. Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage. Self-driven and capable for independent work and independent decision making. Knowledge in frontend design experience on IPs involve ARM processor-based s...
4 comments
Read more

Physical Design Engineer at Wipro

  Hello Dear Readers, Currently at Wipro Bangalore vacancy for  Physical Design Engineer role. About Wipro VLSI: Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs, With over 240,000 employees and business partners across 66 countries. Wipro has been providing semiconductor engineering services to the world’s leading companies for over 30 years as the world's leading chip design services company. In fact, Wipro currently works with 80 percent of the world’s top semiconductors; Wipro’s VLSI service provides end-to-end SoC/ASIC design powered by 35 patents (granted and filed) across the globe. Our VLSI team leverages partnerships with leading IP providers, EDA vendors and fab houses, an in-house framework that supports industry standard tools from Synopsys, Cadence and Mentor (or tool flow combinations to provide flexibi...
Post a Comment
Read more