Skip to main content

Verification Engineer, Low Power at NVIDIA

  Hello Dear Readers,

Currently at Nvidia vacancy for Verification Engineer, Low Power role.

NVIDIA is seeking elite ASIC Verification Engineers to verify the design and implementation of low power features for the world’s leading SoCs and GPUs. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing field of artificial intelligence. We have crafted a team of outstanding people stretching around the globe, whose mission is to push the frontiers of what is possible today and define the platform for the future of computing. At NVIDIA, our employees are passionate about parallel and visual computing. We're united in our quest to transform the way graphics are used to solve some of the most complex problems in computer science.

The GPU started out as an engine for simulating human imagination, conjuring up the amazing virtual worlds of video games and Hollywood films. Today, NVIDIA’s GPU simulates human intelligence, running deep learning algorithms and acting as the brain of computers, robots, and self-driving cars that can perceive and understand the world. NVIDIA is increasingly known as “the AI computing company.”

What you’ll be doing:

  • Work on structural and functional verification of low-power aspects of NVIDIA’s family of chips.

  • Come up with test plans and coverage plans of these features.

  • Write test cases, test bench components like assertions and coverage points, and own verification convergence.

  • Collaborate with system level and unit level teams to cover the features well from functional, electrical, performance, and noise aspects.

  • Work with architects, designers, pre- and post-silicon verification teams, synthesis, timing and back-end teams to accomplish your tasks.

  • Validate the effectiveness of the low power features on silicon.

What we need to see:

  • BS/MS or equivalent experience with specialization related to Low Power techniques and Verification.

  • 2+ years of experience.

  • Fundamental understanding of power basics including transistor-level leakage/dynamic characteristics of VLSI circuits.

  • Knowledge of power intent formats - UPF/CPF.

  • Experience in Static Power check - tools like VCLP/MVRC or similar.

  • Hands-on knowledge in Power-aware dynamic verification - NLP/MVSIM or similar tools.

  • Experience in design and verification tools (VCS or equivalent simulation tools, Verdi or other debug tools).

  • Familiarity with low power design techniques such as multi VT, Clock gating, Power gating, and Dynamic Voltage-Frequency Scaling (DVFS).

Ways to stand out from the crowd:

  • Good software programming skills. Python/Perl/C++ preferred.

  • Confident debugging and problem-solving skills.

  • Good communication skills and ability & desire to work as a great teammate.


 

Comments

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   ๐„๐ฅ๐ข๐ ๐ข๐›๐ข๐ฅ๐ข๐ญ๐ฒ ๐ซ๐ž๐ช๐ฎ๐ข๐ซ๐ž๐ฆ๐ž๐ง๐ญ๐ฌ:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     ๐๐Ž๐“๐„: ๐Ÿ. ๐†๐€๐“๐„/๐๐„๐“ ๐œ๐š๐ง ๐›๐ž ๐ž๐ฑ๐ž๐ฆ๐ฉ๐ญ๐ž๐ ๐Ÿ๐จ๐ซ ๐ญ๐ก๐ž ๐Œ.๐„./๐Œ.๐“๐ž๐œ๐ก. ๐ฌ๐ญ๐ฎ๐๐ž๐ง๐ญ๐ฌ ๐Ÿ๐ซ๐จ๐ฆ ๐ญ๐ก๐ž ๐‚๐ž๐ง๐ญ๐ซ๐š๐ฅ ๐Ÿ๐ฎ๐ง๐๐ž๐ ๐ˆ๐ง๐ฌ๐ญ๐ข๐ญ๐ฎ๐ญ๐ž๐ฌ/ ๐”๐ง๐ข๐ฏ๐ž๐ซ๐ฌ๐ข๐ญ๐ข๐ž๐ฌ ๐ฐ๐ข๐ญ๐ก ๐ ๐จ?...
Post a Comment
Read more