Skip to main content

Verification Engineer - Random Test Generator at SiFive

 Hello Dear Readers,

Currently at SiFive for a Verification Engineer - Random Test Generator role.

About SiFive:

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of computing by bringing the limitless potential of RISC-V to the highest performance and most data-intensive applications in the world. SiFive’s unrivaled compute platforms have enabled leading technology companies around the world to innovate, optimize, and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, datacenter, mobile, and consumer. With SiFive, the future of RISC-V has no limits.

Verification Engineer - Random Test Generator
BANGALORE/HYDERABAD, INDIA
DESIGN VERIFICATION, RANDOM TEST GENERATOR, TOOL DEVELOPMENT

SiFive is looking for verification engineers who are passionate about the quality of the design and interested in working on the latest CPU verification methodology through development and usage of random test generators. This test generator development role provides opportunities to develop and apply Software Engineering principles for tool development for industry-leading CPUs based on revolutionary open-source RISC-V Architecture.We are looking for people who are as excited as we are about working in a fast-paced dynamic environment to bring products to market quickly, with high quality and exceptional performance. 

We have multiple positions open at various levels. Join us and surf the RISC-V wave with SiFive!

Responsibilities:

  • Architect, design, and implement Random Test generator tool for  RISC-V CPU cores.
  • Use the latest SW development processes to engineer this SW product
  • Continuous development of new features/enhancements in the random test generators as per CPU and IP product roadmap
  • Provide high-quality specifications and user support for internal design verification team users
  • Collaborate with Design and verification team on the test generator features and priority of execution
  • Knowledge sharing through great documentation and user training as needed.

Requirements:

  • 2 to 8 yrs of experience  in CPU/IP design and verification with hands-on SW tool development experience
  • Excellent programming with Object-oriented concepts, tool chain, SW build and debugging skills
  • Strong SW development experience with knowledge of best practices.
  • Knowledge of CPU and System level architecture/microarchitecture for any industry standard architecture (RISC V, Arm, x86). Having knowledge of RISC-V architecture is a big plus
  • Knowledge of key processor design concepts like, pipelineing, Caches, Virtual memory systems, Coherency, Ordering, etc 
  • Familiarity with typical Embedded Software Development flows methodologies will be a plus
  • Attention to detail and ability to learn and ramp up on new design concepts.
  • Ability to work well with others and a belief that engineering is a team sport.
  • BS/MS degree in EE, CE, CS or a related technical discipline, or equivalent experience.
SiFive is proud to be an equal employment opportunity workplace. We offer a competitive compensation package; employee stock option program, and much more.
 
We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
 

If you yearn to be challenged and wish to work in an environment where the boundaries of your creativity and skills will be tested, then SiFive is the place for you!

Comments

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more