Skip to main content

Graduate Intern- Post Silicon Validation at Intel

 Hello Dear Readers,

Currently at Intel Bangalore vacancy for post-silicon validation graduate intern for batch 2023 batch.

Job Description: 

  • Pursuing Master's in Hardware Engineering or Electrical/Electronic Engineering or Computer Engineering or Computer Science.
  • Excellent Problem-solving skills combined with good communication skills required to work in a high dynamic cross-team and cross-site environments. Ability to learn fast.
Big Plus if you have any of the following knowledge:

Qualifications:

  • Usage of any Post-Si debug tools (e.g., logic analyzers, oscilloscopes, things like ChipScope on FPGA's, etc.)
  • C/C++ and Python are the most useful languages for our work.
  • VLSI concepts-Power Management / Reset
  • Familiarity with FW (embedded uC) debug ARC or Extensa LX-series uC preferred
  • Knowledge of ARM PM concepts (e.g., P/Q-channel)
  • General clocking concepts (PLL's, RO's, etc.)
  • Ability to debug interactions between different microcontrollers
  • Understanding power delivery concepts, VR interactions, etc -Mesh / Coherency
  • Knowledge of coherence algorithm (MESI, MOESI, MESIF, etc.).
  • Experience with SoC fabrics (AXI, ACE or other AMBA protocols).
  • Understanding transaction flows through the system. PCI Express (we can leverage this expertise for other IO's, like CXL).
  • Familiarity with any generation of the PCI Express specification usage of 3rd party PCIe Analyzers is very helpful (Tek, Lecroy, etc.)
  • Memory Expertise in any DDR technology.
  • Usage of 3rd party DDR Analyzers very helpful (Tek, Lecroy, etc.)

          

Job Type:

Student / Intern


Connect with me 

Comments

  1. AnonymousAugust 6, 2022 at 5:21 AM

    I got a call thanks bro for posting

    ReplyDelete
  2. AnonymousAugust 7, 2022 at 2:44 AM

    I am also got a call for technical interview round 😌😌

    ReplyDelete

Post a Comment

Popular posts from this blog

Analog Field Applications Engineer – FAST Rotation Program at Texas Instruments

  Hello Dear Readers, Currently at Texas Instruments vacancy for Analog Field Applications Engineer – FAST Rotation Program role. As a global semiconductor company operating in 35 countries, Texas Instruments (TI) is first and foremost a reflection of its people. From the TIer who unveiled the first working integrated circuit in 1958 to the more than 30,000 TIers worldwide who design, manufacture and sell analog and embedded processing chips, we are problem-solvers collaborating to change the world through technology. Put your talent to work with us – change the world, love your job! TI’s FAST (Field Applications & Sales Training) Rotation Program is designed to prepare Sales & Applications team members for customer-oriented careers that pair technical skills with business perspectives. The program provides experiences that help rising TIers understand how to successfully grow TI’s business and to thrive throughout their entire TI career. There are two available FAST p...
Post a Comment
Read more

Intern-ASIC Design at Ansys Semiconductor

  Hello Dear Readers, Currently at Ansys Bangalore vacancy for Intern role. Ansys is the global leader in engineering simulation, helping the world's most innovative companies deliver radically better products to their customers. By offering the best and broadest portfolio of engineering simulation software, Ansys helps companies solve the most complex design challenges and engineer products limited only by imagination .   Summary / Role Purpose As a Product Specialist intern, you will be part of the team responsible for the overall development and validation of Ansys EDA Products. This involves working with Software developers, Architects, Application Engineers, and Semiconductor Customers, from ideation all the way to final product release and deployment. Key focus areas will include all areas related to IP/SoC/3DIC Power Integrity, Signal Integrity, Reliability aspects like EM/ESD/Thermal, Advanced timing/jitter, Packaging – the top challenges for any chip design on advance...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more