Skip to main content

ASIC,RTL,SOC,Wireless Modem,MicroArchitecture Vacancy at NXP Semiconductors

 Hello Dear Readers, 

Currently at NXP Semiconductors vacancy for ASIC, RTL, SoC, Wireless Modem, MicroArchitecture engineer. 

Responsibilities:

Play key team member role in Connectivity SOC & digital IPs development from Micro-Architecture to RTL implementation


Hands on contributor to IP & SOC digital design/Integration from scratch

Translate Micro-Architecture specification to Implementation specification

Actively contribute to IP Scalability, Reuse and Automation methodologies in scope of Design

Actively participate in technical challenges discussion and decision-making within IP scope.


Profile:

  • Experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologies.
  • Earlier experience with SoC Processor based architectures needed. ARM experience would be added advantage.
  • Self-driven and capable for independent work and independent decision making.
  • Knowledge in frontend design experience on IPs involve ARM processor-based sub-system, Serial Standard interfaces, and Memory controllers.
  • Exposure to Low-power design, System Security considered as added advantage.
  • Hands on front-end design of complex multi clock domain blocks.
  • Fluency in design & verification languages such as VHDL, Verilog, C and System Verilog.
  • Experience in Spyglass for lint and CDC checks.
  • Experience in using Cadence RC for synthesis and LEC flow.
  • Experience in identifying and implementing complex ECO in the netlist.
  • Working knowledge of csh/Perl scripting.
  • Knowledge of Verification Methodologies to actively participate in Debug Analysis.
                                 Apply Here

Connect with me 


Comments

  1. AnonymousApril 7, 2022 at 10:00 PM

    Good morning sir, it's going through your referrals?

    ReplyDelete
  2. AnonymousApril 8, 2022 at 2:40 PM

    Applied

    ReplyDelete
  3. AnonymousApril 10, 2022 at 11:18 AM

    Applied everywhere but not reply from single why why why?

    ReplyDelete

Post a Comment

Popular posts from this blog

Physical Design Engineer- ICE at Intel

  Hello Dear Readers, Currently at Intel Bangalore vacancy for Physical Design Engineer- ICE role. Job Description: Responsibilities may be quite diverse and are technical in nature. Creates bottoms-up elements of chip design including but not limited to cell, and block-level Semi-custom layouts, FUB-level floor plans, abstract view generation, RC extraction and schematic-to-layout verification, reliability verification and debug using phases of physical design development including parasitic extraction, custom polygon editing, auto-place and route algorithms, floor planning, full-chip assembly, packaging, and verification. Troubleshoots a wide variety up to and including difficult design issues and applied proactive intervention. Schedules, staffs, executes and verifies complex chips development and execution of project methodologies and/or flow developments. Requires expansive knowledge and practical application of methodologies and physical design. Qualifications: Education...
Post a Comment
Read more

ASIC Design Engineer - Hardware at NVIDIA

  Hello Dear Readers, Currently at Nvidia Bangalore vacancy for ASIC Design Engineer-Hardware role. As a member of our ASIC backend/timing team, you'll be working on product designs, focusing on such tasks as clocks, timing convergence, chip layout planning, design optimization and automation of work flows. Specifically, you'll be focusing on full chip layout planning (partitioning, planning clock distribution and other structures, methodology), full chip  timing closure signoff (using tools such as Synopsys Primetime, Cadence Tempus etc.), design optimization, and gate-level design of high-speed logic. In this role you will also interface with architecture, rtl design, layout implementation, methodology and custom design teams to drive design implementation, timing analysis/closure all the way from micro-architecture to tape-out. What you'll be doing: Develop and enhance timing analysis/signoff work flow from frontend (pre-layout) ...
Post a Comment
Read more

JRF and PhD Position: at BITS Pilani Hyderabad

  Hello Dear Readers, Currently at BITS Pilani Hyderabad vacancy for JRF and PhD Position role. There is  one vacancy for the JRF Position on a DST-SERB-sponsored research project in the department of EEE at BITS Pilani Hyderabad. The fellowship amount is ₹31000 per month + HRA.   𝐄𝐥𝐢𝐠𝐢𝐛𝐢𝐥𝐢𝐭𝐲 𝐫𝐞𝐪𝐮𝐢𝐫𝐞𝐦𝐞𝐧𝐭𝐬:   M.E./M. Tech in ECE/ VLSI/ Microelectronics/ Digital Design/ Embedded System or equivalent or  M.Sc .  Electronics with at least 60% marks and GATE/NET qualification.  Knowledge of FPGA prototype, Verilog/ VHDL, Xilinx Vivado/ ISE tool, and Matlab are mandatory.  Experience in implementing the communication protocols such as I2C, SPI, WiFi, Zigbee, LoRa, etc can be the added advantage.     𝐍𝐎𝐓𝐄: 𝟏. 𝐆𝐀𝐓𝐄/𝐍𝐄𝐓 𝐜𝐚𝐧 𝐛𝐞 𝐞𝐱𝐞𝐦𝐩𝐭𝐞𝐝 𝐟𝐨𝐫 𝐭𝐡𝐞 𝐌.𝐄./𝐌.𝐓𝐞𝐜𝐡. 𝐬𝐭𝐮𝐝𝐞𝐧𝐭𝐬 𝐟𝐫𝐨𝐦 𝐭𝐡𝐞 𝐂𝐞𝐧𝐭𝐫𝐚𝐥 𝐟𝐮𝐧𝐝𝐞𝐝 𝐈𝐧𝐬𝐭𝐢𝐭𝐮𝐭𝐞𝐬/ 𝐔𝐧𝐢𝐯𝐞𝐫𝐬𝐢𝐭𝐢𝐞𝐬 𝐰𝐢𝐭𝐡 𝐠𝐨?...
Post a Comment
Read more